

Building Multi-Processor FPGA Systems

Hands-on Tutorial to Using FPGAs and Linux

Chris Martin

Member Technical Staff Embedded Applications




Agenda

- ◀ Introduction
- ◀ Problem: How to Integrate Multi-Processor Subsystems
- ◀ Why...
 - Why would you do this?
 - Why use FPGAs?
- ◀ Lab 1: Getting Started - Booting Linux and Boot-strapping NIOS
- ◀ Building Hardware: FPGA Hardware Tools & Build Flow
- ◀ Break (10 minutes)
- ◀ Lab 2: Inter-Processor Communication and Shared Peripherals
- ◀ Building/Debugging NIOS Software: Software Tools & Build Flow
- ◀ Lab 3: Locking and Tetris
- ◀ Building/Debugging ARM Software: Software Tools & Build Flow
- ◀ References
- ◀ Q&A – All through out.

The Problem – Integrating Multi-Processor Subsystems

- Given a system with multiple processor subsystems, these architecture decisions must be considered:
- Inter-processor communication
- Partitioning/sharing Peripherals (locking required)
- Bandwidth & Latency Requirements



Why Do We Need to Integrate Multi-Processor Subsystems?


- May have inherited processor subsystem from another development team or 3rd party
 - Risk Mitigation by reducing change
- Fulfill Latency and Bandwidth Requirements
 - Real-time Considerations
 - If main processor not Real-Time enabled, can add a real-time processor subsystem
- Design partition / Sandboxing
 - Break the system into smaller subsystems to service task
 - Smaller task can be designed easily
- Leverage Software Resources
 - Sometimes problem is resolved in less time by Processor/Software rather than Hardware design
 - Sequencers, State-machines



Why do we want to integrate with FPGA? (or rather, HOW can FPGAs help?)


- Huge number of processor subsystems can be implemented
- Bandwidth & Latency can be tailored
 - Addresses Real-time aspects of System Solution
 - FPGA logic has flexible interconnect
 - Trade Data width with clock frequency with latency
- Experimentation
 - Allows you to experiment *changing* microprocessor subsystem hardware designs
 - Altera FPGA under-the-hood
 - ***However: Generic Linux interfaces used and can be applied in any Linux system.***

Simple Multiprocessor System



- And, why is Altera involved with Embedded Linux...

Why is Altera Involved with Embedded Linux?



Source: Gartner September 2010

- More than 50% of FPGA designs include an embedded processor, and growing.
- Many embedded designs using Linux
- Open-source re-use.
 - Altera Linux Development Team actively contributes to Linux Kernel

SoCKit Board Architecture Overview

■ Lab focus

- UART
- DDR3
- LEDs
- Buttons




SoC/FPGA Hardware Architecture Overview

■ ARM-to-FPGA Bridges

- Data Width configurable

■ **FPGA**

- 42K Logic Macros
- Using no more than 14%



Lab 1: Getting Started

Booting Linux and Boot-strapping NIOS

◀ Topics Covered:

- Configuring FPGA from SD/MMC and U-Boot
- Booting Linux on ARM Cortex-A9
- Configuring Device Tree
- Resetting and Booting NIOS Processor
- Building and compiling simple Linux Application

◀ Key Example Code Provided:

- C code for downloading NIOS code and resetting NIOS from ARM
- Using U-boot to set ARM peripheral security bits

◀ Full step-by-step instructions are included in lab manual.


Lab 1: Hardware Design Overview

NIOS Subsystem

- 1 NIOS Gen 2 processor
- 64k combined instruction/data RAM (On-Chip RAM)
- GPIO peripheral

ARM Subsystem

- 2 Cortex-A9 (only using 1)
- DDR3 External Memory
- SD/MMC Peripheral
- UART Peripheral



Lab1: Programmer View - Processor Address Maps

NIOS

Address Base	Peripheral
0xFFC0_2000	ARM UART
0x0003_0000	GPIO (LEDs)
0x0002_0000	System ID
0x0000_0000	On-chip RAM

ARM Cortex-A9

Address Base	Peripheral
0xFFC0_2000	UART
0xC003_0000	GPIO (LEDs)
0xC002_0000	System ID
0xC000_0000	On-chip RAM

Lab 1: Peripheral Registers

Peripheral	Address Offset	Access	Bit Definitions
Sys ID	0x0	RO	[31:0] – System ID. Lab Default = 0x00001ab1
GPIO	0x0	R/W	[31:0] – Drive GPIO output. Lab Uses for LED control, push button status and NIOS processor resets (from ARM). [3:0] - LED 0-3 Control. '0' = LED off . '1' = LED on [4] – NIOS 0 Reset [5] – NIOS 1 Reset [1:0] – Push Button Status
UART	0x14	RO	Line Status Register [5] – TX FIFO Empty [0] – Data Ready (RX FIFO not-Empty)
UART	0x30	R/W	Shadow Receive Buffer Register [7:0] – RX character from serial input
UART	0x34	R/W	Shadow Transmit Register [7:0] – TX character to serial output

Lab 1: Processor Resets Via Standard Linux GPIO Interface

- NIOS resets connected to GPIO
- GPIO driver uses `/sys/class/gpio` interface

```
int main(int argc, char** argv)
{
    int fd, gpio=168;
    char buf[MAX_BUF];

    /* Export: echo ### > /sys/class/gpio/export */
    fd = open("/sys/class/gpio/export", O_WRONLY);
    sprintf(buf, "%d", gpio);
    write(fd, buf, strlen(buf));
    close(fd);

    /* Set direction to Out: */
    /* echo "out" > /sys/class/gpio/gpio###/direction */
    sprintf(buf, "/sys/class/gpio/gpio%d/direction", gpio);
    fd = open(buf, O_WRONLY);
    write(fd, "out", 3); /* write(fd, "in", 2); */
    close(fd);

    /* Set GPIO Output High or Low */
    /* echo 1 > /sys/class/gpio/gpio###/value */
    sprintf(buf, "/sys/class/gpio/gpio%d/value", gpio);
    fd = open(buf, O_WRONLY);
    write(fd, "1", 1); /* write(fd, "0", 1); */
    close(fd);

    /* Unexport: echo ### > /sys/class/gpio/unexport */
    fd = open("/sys/class/gpio/unexport", O_WRONLY);
    sprintf(buf, "%d", gpio);
    write(fd, buf, strlen(buf));
    close(fd);
}
```

Lab 1: Loading External Processor Code Via Standard Linux shared memory (mmap)

- NIOS RAM address accessed via mmap()
- Can be shared with other processes
- R/W during load
- Read-only protection after load

```
/* Map Physical address of NIOS RAM
   to virtual address segment
   with Read/Write Access */
fd = open("/dev/mem", O_RDWR);
load_address = mmap(NULL, 0x10000,
    PROT_READ|PROT_WRITE, MAP_SHARED, fd, 0xc0000000);

/* Set size of code to load */
load_size = sizeof(nios_code)/sizeof(nios_code[0]);

/* Load NIOS Code */
for(i=0; i < load_size ;i++)
{
    *(load_address+i) = nios_code[i];
}

/* Set load address segment to Read-Only */
mprotect(load_address, 0x10000, PROT_READ);

/* Un-map load address segment */
munmap(load_address, 0x10000);
```

Post-Lab 1 Additional Topics

Hardware Design Flow and FPGA Boot with U-boot and SD/MMC



Building Hardware: Qsys (Hardware System Design Tool) User Interface

The screenshot displays the Qsys user interface for a project named 'soc_system.qsys'. The main window is divided into several panes:

- Project:** Shows the project hierarchy with components like 'button_pio', 'clk_0', 'dipsw_pio', 'f2sdram_only_master', 'fpga_only_master', 'hps_0', 'hps_only_master', 'intr_capturer_0', 'jtag_uart', 'led_pio', 'nios0_ram', 'nios2_gen2_0', 'custom_instruction_master', and 'data_master'.
- System Contents:** A table listing system components and their connections. A red arrow points to the 'nios2_gen2_0' component.
- Block Symbol:** A diagram showing the 'nios2_gen2_0' block with its interfaces: 'clk', 'reset', 'irq', 'debug_mem_slave', 'data_master', 'instruction_master', 'debug_reset_request', and 'custom_instruction_master'. A red arrow points to the 'nios2_gen2_0' component in the System Contents pane.
- Messages:** A table showing messages, including a warning about the clock frequency: "Configuration/HP5-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz.

Two blue callout boxes highlight key features:

- Interfaces Exported In/out of system:** Points to the 'Export' column in the System Contents table.
- Connections between cores:** Points to the 'Connections' column in the System Contents table.


Use	Connections	Name	Description	Export	Clock
<input checked="" type="checkbox"/>		sysid_qsys	System ID Peripheral		clk_0
<input checked="" type="checkbox"/>		hps_0	Arria V/Cyclone V Hard Processor System		multi
<input checked="" type="checkbox"/>		hps_only_master	JTAG to Avalon Master Bridge		clk_0
<input checked="" type="checkbox"/>		fpga_only_master	JTAG to Avalon Master Bridge		clk_0
<input checked="" type="checkbox"/>		f2sdram_only_master	JTAG to Avalon Master Bridge		clk_0
<input checked="" type="checkbox"/>		jtag_uart	JTAG UART		clk_0
<input checked="" type="checkbox"/>		button_pio	PIO (Parallel I/O)		clk_0
<input checked="" type="checkbox"/>		dipsw_pio	PIO (Parallel I/O)		clk_0
<input checked="" type="checkbox"/>		intr_capturer_0	Interrupt Capture Module		clk_0
<input checked="" type="checkbox"/>		clk_0	Clock Source		clk_0
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Gen2 Processor		clk_0
<input checked="" type="checkbox"/>		clk	Clock Input		clk_0
<input checked="" type="checkbox"/>		reset	Reset Input		clk_0
<input checked="" type="checkbox"/>		data_master	Avalon Memory Mapped Master		clk_0
<input checked="" type="checkbox"/>		instruction_master	Avalon Memory Mapped Master		clk_0
<input checked="" type="checkbox"/>		irq	Interrupt Receiver		clk_0
<input checked="" type="checkbox"/>		debug_reset_request	Reset Output		clk_0
<input checked="" type="checkbox"/>		debug_mem_slave	Avalon Memory Mapped Slave		clk_0
<input checked="" type="checkbox"/>		custom_instruction_master	Custom Instruction Master		clk_0
<input checked="" type="checkbox"/>		nios0_ram	On-Chip Memory (RAM or ROM)		multi
<input checked="" type="checkbox"/>		led_pio	PIO (Parallel I/O)		clk_0
<input checked="" type="checkbox"/>		address_span_extender_0	Address Span Extender		clk_0
<input checked="" type="checkbox"/>		reset_bridge_0	Reset Bridge		clk_0
<input checked="" type="checkbox"/>		reset_bridge_1	Reset Bridge		clk_0

	Nios II/e	Nios II/f
Summary	Resource-optimized 32-bit RISC	Performance-optimized
Features	JTAG Debug	JTAG Debug Hardware Multiply/Div Instruction/Data Cache Tightly-Coupled Master ECC RAM Protection External Interrupt Controller Shadow Register Sets MPU

0 Errors, 2 Warnings

Generate HDL... Finish

Hardware and Software Work Flow Overview



Inputs:


- Hardware Design (Qsys or RTL or Both)

Outputs (to load on boot media):

- Preloader and U-boot Images
- FPGA Programming File: Raw Binary Format (RBF)
- Device Tree Blob

SDCARD Layout

- Partition 1: FAT
 - Uboot scripts
 - FPGA HW Designs (RBF)
 - Device Tree Blobs
 - zImage
 - Lab material
- Partition 2: EXT3 – Rootfs
- Partition 3: Raw
 - Uboot/preloader
- Partition 4: EXT3 – Kernel src



Updating SD Cards

<u>File</u>	<u>Update Procedure</u>
zImage	Mount DOS SD card partition 1 and replace file with new one: \$ sudo mkdir sdcard \$ sudo mount /dev/sdx1 sdcard/ \$ sudo cp <file_name> sdcard/ \$ sudo umount sdcard
soc_system.rbf	
soc_system.dtb	
u-boot.scr	
preloader-mkpimage.bin	\$ sudo dd if=preloader-mkpimage.bin of=/dev/sdx3 bs=64k seek=0
u-boot-socfpga_cyclone5.img	\$ sudo dd if=u-boot-socfpga_cyclone5.img of=/dev/sdx3 bs=64k seek=4
root filesystem	\$ sudo dd if=altera-gsrd-image-socfpga_cyclone5.ext3 of=/dev/sdx2

- ◀ More info found on Rocketboards.org
 - <http://www.rocketboards.org/foswiki/Documentation/GSRD141SdCard>
- ◀ Automated Python Script to build SD Cards:
 - make_sdimage.py

Lab 2: Mailboxes

NIOS/ARM Communication

◀ Topics Covered:

- Altera Mailbox Hardware IP

◀ Key Example Code Provided:

- C code for sending/receiving messages via hardware Mailbox IP
 - ◀ NIOS & ARM C Code
- Simple message protocol
- Simple Command parser

◀ Full step-by-step instructions are included in lab manual.

- User to add second NIOS processor mailbox control.


Lab 2: Hardware Design Overview

NIOS 0 & 1 Subsystems

- NIOS Gen 2 processor
- 64k combined instruction/data RAM
- GPIO (4 out, LED)
- GPIO (2 in, Buttons)
- Mailbox

ARM Subsystem

- 2 Cortex-A9 (only using 1)
- DDR3 External Memory
- SD/MMC Peripheral
- UART Peripheral



Lab2: Programmer View - Processor Address Maps

NIOS 0 & 1

Address Base	Peripheral
0xFFC0_2000	ARM UART
0x0007_8000	Mailbox (from ARM)
0x0007_0000	Mailbox (to ARM)
0x0005_0000	GPIO (In Buttons)
0x0003_0000	GPIO (Out LEDs)
0x0002_0000	System ID
0x0000_0000	On-chip RAM

ARM Cortex-A9

Address Base	Peripheral
0xFFC0_2000	UART
0x0007_8000	Mailbox (to NIOS 1)
0x0007_0000	Mailbox (from NIOS 1)
0x0006_8000	Mailbox (to NIOS 0)
0x0006_0000	Mailbox (from NIOS 0)
0xC003_0000	GPIO (LEDs)
0xC002_0000	System ID
0xC001_0000	NIOS 1 RAM
0xC000_0000	NIOS 0 RAM

Lab 2: Additional Peripheral (Mailbox) Registers

Peripheral	Address Offset	Access	Bit Definitions
Mailbox	0x0	R/W	[31:0] – RX/TX Data
Mailbox	0x8	R/W	[1] – RX Message Queue Has Data [0] – TX Message Queue Empty

Key Multi-Processor System Design Points

☛ Startup/Shutdown

- Processor
- Peripheral
- Covered in Lab 1.

☛ Communication between processors

- What is the physical link?
- What is the protocol & messaging method?
- Message Bandwidth & Latency
- Covered in Lab 2

☛ Partitioning peripherals

- Declare dedicated peripherals – only connected/controlled by one processor
- Declare shared peripherals – Connected/controlled by multiple processors
- Decide Upon Locking Mechanism
- Covered in Lab 3

LAB 2: Designing a Simple Message Protocol

■ Design Decisions:

- Short Length: A single 32-bit word
- Human Readable
- Message transactions are closed-loop. Includes ACK/NACK

■ Format:

- Message Length: Four Bytes
- **First Byte** is ASCII character denoting message type.
- **Second Byte** is ASCII char from 0-9 denoting processor number.
- **Third Byte** is ASCII char from 0-9 denoting message data.
- **Fourth Byte** is always null character '\0' to terminate string (human readable).

Byte 0	Byte 1	Byte 2	Byte3
'L'	'0'	'0'	'\0'
'A'	'0'	'0'	'\0'

■ Message Types:

- “G00”: Give Access to UART (Push)
- “A00”: ACK
- “N00”:NACK

■ Can be Extended:

- “L00”: LED Set/Ready
- “B00”: Button Pressed
- “R00”: Request UART Access (Pull)



Lab 2: Inter-Processor Communication with Mailbox HW Via Standard Linux Shared Memory (mmap)

- Wait for Mailbox Hardware message empty flag
- Send message (4 bytes)
- Disable ARM/Linux Access to UART
- Wait for RX message received flag
- Re-enable ARM/Linux UART Access

```
/* Map Physical address of Mailbox
   to virtual address segment with Read/Write Access */
fd = open("/dev/mem", O_RDWR);
mbox0_address = mmap(NULL, 0x10000,
PROT_READ|PROT_WRITE, MAP_SHARED, fd, 0xff260000);
<snip>
/* Waiting for Message Queue to empty */
while((*(volatile int*)(mbox0_address+0x2000+2) & 1) !=
0 ) {}
/* Send Granted/Go message to NIOS */
send_message = "G00";
*(mbox0_address+0x2000) = *(int *)send_message;

/* Disable ARM/Linux Access to UART (be careful here)*/
config.c_cflag &= ~CREAD;
if(tcsetattr(fd, TCSAFLUSH, &config) < 0) {}

/* Wait for Received Message */
while((*(volatile int*)(mbox0_address+2) & 2) == 0 ) {}

/* Re-enable UART Access */
config.c_cflag |= CREAD;
tcsetattr(fd, TCSAFLUSH, &config);
/* Read Received Message */
printf(" - Message Received.  DATA = '%s'.\n",
(char*)(mbox0_address));
```


Post-Lab 2 Additional Topic

Using Eclipse to Debug: NIOS Software Build Tools



Altera NIOS Software Design and Debug Tools

- ◀ Nios II SBT for Eclipse key features:
- New project wizards and software templates
 - Compiler for C and C++ (GNU)
 - Source navigator, editor, and debugger
 - Eclipse project-based tools
 - Download code to hardware



Lab 3: Putting It All Together – Tetris!

Combining Locking and Communication

◀ Topics Covered:

- Linux Mutex

◀ Key Example Code Provided:

- C code showcasing using Mutexes for locking shared peripheral access
- C code for multiple processor subsystem bringup and shutdown

◀ Full step-by-step instructions are included in lab manual.

- User to add code for second NIOS processor bringup, shutdown and locking/control.


Lab 3: Hardware Design Overview (Same As Lab 2)

NIOS 0 & 1 Subsystems

- NIOS Gen 2 processor
- 64k combined instruction/data RAM
- GPIO (4 out, LED)
- GPIO (2 in, Buttons)
- Mailbox

ARM Subsystem

- 2 Cortex-A9 (only using 1)
- DDR3 External Memory
- SD/MMC Peripheral
- UART Peripheral



Lab 3: Programmer View - Processor Address Maps

NIOS 0 & 1


Address Base	Peripheral
0xFFC0_2000	ARM UART
0x0007_8000	Mailbox (from ARM)
0x0007_0000	Mailbox (to ARM)
0x0005_0000	GPIO (In Buttons)
0x0003_0000	GPIO (Out LEDs)
0x0002_0000	System ID
0x0000_0000	On-chip RAM

ARM Cortex-A9

Address Base	Peripheral
0xFFC0_2000	UART
0x0007_8000	Mailbox (to NIOS 1)
0x0007_0000	Mailbox (from NIOS 1)
0x0006_8000	Mailbox (to NIOS 0)
0x0006_0000	Mailbox (from NIOS 0)
0xC003_0000	GPIO (LEDs)
0xC002_0000	System ID
0xC001_0000	NIOS 1 RAM
0xC000_0000	NIOS 0 RAM

Available Linux Locking/Synchronization Mechanisms

- ◀ Need to share peripherals
 - Choose a Locking Mechanism
- ◀ Available in Linux
 - **Mutex** <- Chosen for this Lab
 - Completions
 - Spinlocks
 - Semaphores
 - Read-copy-update (decent for multiple readers, single writer)
 - Seqlocks (decent for multiple readers, single writer)
- ◀ Available for Linux
 - MCAPAPI - openmcapi.org




Tetris Message Protocol – Extended from Lab 2

NIOS Control Flow:

- Wait for button press
- Send Button press message
- Wait for ACK (Free to write to LED GPIO)
- Write to LED GPIO
- Send LED ready msg
- Wait for ACK

ARM Control Flow:

- Wait for button press message
- Lock LED GPIO Peripheral
- Send ACK (Free to write to LED GPIO)
- Wait for LED ready msg
- Send ACK
- Read LED value
- Release Lock/Mutex



Lab 3: Locking Hardware Peripheral Access Via Linux Mutex

- In this example, LED GPIO is accessed by multiple processors
- Wrap LED critical section (LED status reads) with:
 - pthread_mutex_lock()
 - pthread_mutex_unlock()
- Also need Mutex init/destroy:
 - pthread_mutex_init()
 - pthread_mutex_destroy()

```
pthread_mutex_t lock;  
<snip - Initialize/create/start>  
/* Initialize Mutex */  
err = pthread_mutex_init(&lock, NULL);  
  
/* Create 2 Threads */  
i=0;  
while(i < 1)  
{  
    err = pthread_create(&(tid[i]), NULL,  
                        &nios_buttons_get, &(nios_num[i]));  
    i++;  
}  
  
<snip - Critical Section>  
pthread_mutex_lock(&lock);  
/* Critical Section */  
pthread_mutex_unlock(&lock);  
  
<snip Stop/Destroy>  
/* Wait for threads to complete */  
pthread_join(tid[0], NULL);  
pthread_join(tid[1], NULL);  
  
/* Destroy/remove lock */  
pthread_mutex_destroy(&lock);
```

Post Lab 3 Additional Topic

Altera SoC Embedded Design Suite



ALTERA®

Altera Software Development Tools

- ◀ Eclipse
 - For ARM Cortex-A9 (ARM Development Studio 5 – Altera Edition)
 - For NIOS
- ◀ Pre-loader/U-Boot Generator
- ◀ Device Tree Generator
- ◀ Bare-metal Libraries
- ◀ Compilers
 - GCC (for ARM and NIOS)
 - ARMCC (for ARM with license)
- ◀ Linux Specific
 - Kernel Sources
 - Yocto & Angstrom recipes:
http://rocketboards.org/foswiki/Documentation/AngstromOnSoCFPGA_1
 - Buildroot:
<http://rocketboards.org/foswiki/Documentation/BuildrootForSoCFPGA>

System Development Flow

FPGA Design Flow



Hardware Development

- Quartus II design software
- Qsys system integration tool
- Standard RTL flow
- Altera and partner IP

Design

- ModelSim, VCS, NCSim, etc.
- AMBA-AXI and Avalon bus functional models (BFMs)

Simulate

- SignalTap™ II logic analyzer
- System Console

Debug

- Quartus II Programmer
- In-system Update

Release

Software Design Flow

Software Development

Design

- Eclipse
- GNU toolchain
- OS/BSP: Linux, VxWorks
- Hardware Libraries
- Design Examples

Simulate

Debug

- GDB, Lauterbach, Eclipse


Release

- Flash Programmer



Inside the Golden System Reference Design

- Complete system example design with Linux software support
- Target Boards:
 - Altera SoC Development Kits
 - Arrow SoC Development Kits
 - Macnica SoC Development Kits
- Hardware Design:
 - Simple custom logic design in FPGA
 - All source code and Quartus II / Qsys design files for reference
- Software Design:
 - Includes Linux Kernel and Application Source code
 - Includes all compiled binaries



References



Altera References

◀ System Design Tutorials:

- http://www.alterawiki.com/wiki/Designing_with_AXI_for_Altera_SoC_ARM_Devices_Workshop_Lab_-_Creating_Your_AXI3_Component
- [Designing with AXI for Altera SoC ARM Devices Workshop Lab](#)
- [Simple HPS to FPGA Communication for Altera SoC ARM Devices Workshop](#)
- http://www.alterawiki.com/wiki/Simple_HPS_to_FPGA_Communication_for_Altera_SoC_ARM_Devices_Workshop_-_LAB2

◀ Multiprocessor NIOS-only Tutorial:

- http://www.altera.com/literature/tt/tt_nios2_multiprocessor_tutorial.pdf

◀ Quartus Handbook:

- https://www.altera.com/en_US/pdfs/literature/hb/qts/quartusii_handbook.pdf

◀ Qsys:

- [System Design with Qsys \(PDF\)](#) section in the [Handbook](#)
- [Qsys Tutorial](#): Step-by-step procedures and design example files to create and verify a system in Qsys
- Qsys 2-day instructor-led class: [System Integration with Qsys](#)
- [Qsys webcasts and demonstration videos](#)

◀ SoC Embedded Design Suite User Guide:

- https://www.altera.com/en_US/pdfs/literature/ug/ug_soc_eds.pdf

Related Articles

- ◀ Performance Analysis of Inter-Processor Communication Methods
 - <http://www.design-reuse.com/articles/24254/inter-processor-communication-multi-core-processors-reconfigurable-device.html>
- ◀ Communicating Efficiently between QorIQ Cores in Medical Applications
 - <https://cache.freescale.com/files/32bit/doc/brochure/PWRARBYNDBITSCE.pdf>
- ◀ Linux Inter-Process Communication:
 - <http://www.tldp.org/LDP/tlk/ipc/ipc.html>
- ◀ Linux locking mechanisms (from ARM):
 - <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0425/ch04s07s03.html>
- ◀ OpenMCAPI:
 - <https://bitbucket.org/hollisb/openmcapi/wiki/Home>
- ◀ Mutex Examples:
 - <http://www.thegeekstuff.com/2012/05/c-mutex-examples/>

Thank You



RocketBoards.org

■ Full Tutorial Resources Online

- Project Wiki Page:
<http://rocketboards.org/foswiki/Projects/BuildingMultiProcessorSystems>

■ Includes:

- Source code
- Hardware source
- Hardware Quartus Projects
- Software Eclipse Projects